

FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B






FIG. 2C



[illegible]




FIG. 4A




FIG. 4B BLOCK SYNCHRONIZING SIGNAL IDS SYNC




FIG. 4C OUTPUT SIGNAL RF




FIG. 4D DECREMENT SIGNAL ΔA OF OUTPUT SIGNAL RF




FIG. 4E SET PULSE DFSET




FIG. 4F RESET PULSE DFRST




FIG. 4G DEFECT DETERMINATION SIGNAL DFCT




FIG. 4H BIT RATE

FIG. 5A

FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 6 is a block diagram of a circuit for detecting amplitude variation. The circuit includes an amplitude variation detection section (4) which outputs a signal ΔA to an integrator (5a). The integrator (5a) is part of a larger block (25) which also includes a comparator (5b). The output of the integrator (5a) is labeled IT and is connected to the positive input of the comparator (5b). The negative input of the comparator (5b) is connected to a threshold voltage V_{th} . The output of the comparator (5b) is labeled DFSET.

FIG. 6




FIG. 7A RF1





FIG. 7B ΔA1





FIG. 7C IT1







FIG. 7D DFSET






FIG. 8A




FIG. 8B